Abstract-A digital capacitance meter has been developed based on the switched-capacitor cyclic analog-to-digital (A/D) converter. It consists of the analog arithmetic and sample/hold (S/H) circuits. The arithmetic circuit first samples the capacitance to be measured in a form of its proportional voltage. This voltage is then converted into a binary number by the A/D converter. The whole operation is insensitive to parasitic capacitances, offset voltages of op amps, and the capacitance mismatch involved in the circuit. Therefore, the proposed meter permits an accurate capacitance measurement. Error analysis shows that 12-bit accuracy can be expected by realizing the meter in an Ie form. A prototype meter built using discrete components and examples of measurement are also given.
I. INTRODUCTION
A CAPACITANCE measurement is indispensable for .
characterizing RC-active and switched-capacitor circuits and capacitive transducers. Conventional methods using Schering, transformer-ratio arm, or four-terminalpair bridge are useful for the measurement of discrete capacitors [1] , [2] . They are, however, not applicable to integrated MOS capacitors, because they cannot separate contributions of parasitic capacitances.
The accurate measurement of integrated MOS capacitors is only possible by the on-chip built-in measuring system with digital output. Two such candidates have been reported so far [3] , [4] , but they are applicable only to floating capacitors. In addition, the chip area required for the implementation is appreciable because of the large device count.
To eliminate these difficulties, a new capacitance meter has been developed based on the switched-capacitor cyclic analog-to-digital (A/D) converter [5] . This paper describes the meter configuration, the principles of measurement, and the expected accuracy when it is realized in an IC form. A prototype meter built using discrete components and examples of measurement are also presented. Fig. 1 shows the schematic diagram of the digital capacitance meter. It consists of two main parts: the analog arithmetic circuit formed by op-amp Al and two capacitors C 1 and C 2 , and the sample/hold (S/H) circuit formed by op-amp A 2 and capacitor C 3 • The capacitor under measurement (CUM) is connected between the terminals X F -X} if it is floating, or to the terminal X G if it is grounded.
II. METER CONFIGURATION
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IEEE Log Number 8610229. Fig. 2 . A "reset" signal initializes the meter by closing all the even-numbered switches except S14 in Fig. 1 . The mode signal distinguishes between the "sample" state in which the arithmetic circuit samples the voltage proportional to the capacitance ratio Cx/C s and the "convert" state in which the whole circuit performs the cyclic A/D conversion of the voltage, sampled in the preceding "sample" state, into a binary number. Driving the switches, the nonoverlapping five-phase clock 1>i (i = 1, 2, · · · , 5) manages the operation in each state.
A. Operation in the "Sample" State
The analog arithmetic circuit forms the amplifier in this state. Its configuration depends on which capacitor, a floating or a grounded capacitor, is to be measured. This completes the operation in the "sample" state. The capacitors C I and C 3 hold the voltage V x until the subsequent "convert" state. It is noted here that the above operation is insensitive to both the offset voltages of op amps and parasitic capacitances, and thus V x does not-include these nonideal components [6] , [7] .
The amplifier configuration for grounded-capacitor measurement is shown in Fig. 3(b) . A somewhat elaborate switching sequence, which is shown in Table I , is adopted to assure op-amp Al of the offset-free amplification. The" 1" in this table marks those switches that are ON in the corresponding phase. Referring to this table, one can identify the operation in each phase.
In the cPI phase, the arithmetic circuit forms the inverting amplifier. Its input is the reference voltage V r and its gain is -a, where a = C I/C2 • Since C 1 was discharged to 0 while C 2 was charged to the offset voltage Vas of opamp Al with the polarity shown in Fig. 3 (b) in the preceding "reset" phase, the voltage across C 2 becomes -a(V r -Vas). After discharging C I through 8 4 and SI3 in the cP2 phase, the arithmetic circuit forms the noninverting amplifier in the cP3 phase. Its input is the voltage stored in C 2 in the preceding cPI phase and its gain is 1/a.
The output voltage of
Al is now -V r + Vas' which is stored in C x through 8 3 . In the cP4 phase, op-amp Al forms the inverting amplifier with C x and C s being the input and feedback capacitors, respectively. The input is the voltage stored in C x in the last cP3 phase. This produces the (1) PT.···1 (CUM) This executes the addition in (2) and the voltage across Sg and charging C t to V x by the S/H circuit in the cPs phase, the circuit completes the operation in the "sample" state.
B. Operation in the "Convert" State
In this state, the analog arithmetic and S/H circuits form the cyclic AID converter shown in Fig. 4 [5] . It converts the voltage V x produced in the preceding "sample" state into the n-bit binary number b, according to the following algorithm [8] : (2) I;Z S4 SID Sll S12 S13 S14 SIS S16 S17 S18
The conversion process is also insensitive to offset voltages of op amps, parasitic capacitances, and the capacitance ratio a.
where V(O) = V x , and b i and b; are the most-significant and least-significant bits of b, respectively. The analog arithmetic circuit executes the operation involved in (2) , while, operating also as a comparator, the S/H circuit executes the operation involved in (3). Switching sequence for executing the conversion algorithm is listed in Table  II . Let the capacitors C t and C 3 store the voltage V(i -1), and let C 2 be discharged to O. In the ith cycle of operation, V(i) given by (2) is produced by the following steps. (Refer also to Table II (Fig. 3(b) ) also causes the error in groundedcapacitor measurement.
All the switches shown in Fig. 1 involve the feedthrough problem, but only those switches that are connected to the inverting input terminals of op amps are considered here, because their effect is most serious. Let Q! be the feedthrough charge injected through S4 and SI8 when they tum their state from ON to OFF. The switches Ss and S6 also inject the charge Q! when grounded-capacitor measurement is concerned. Their contributions are, however, neglected in a first-order approximation, because they are driven by a complementary digital signal and their feedthrough charges tend to cancel each other.
Taking the feedthrough charge Q! (the finite open-loop gains A of op-amps A 1 and A 2 ) and the parasitic capacitance C p into account, the output voltage of At in the "sample" state and the conversion algorithm executed in the "convert" state can be expressed as. follows:
For the AID conversion to be accurate down to its LSB, this error voltage should be smaller than V r • Thus we have If A = 80 dB, the conversion accuracy is estimated to be 12 bits.
The error voltage d V f becomes maximum when all bi's assume 0:
IV. MEASUREMENT EXAMPLES A prototype capacitance meter was built using discrete components to confirm the principles of measurement. Op amps and switches used were LF353 and MC14016, respectively. Capacitors C 1 , C 2 , and C 3 were chosen to be 2.2 nF. The reference voltage V r was set to 2 V. The clock feedthrough cancellation technique was not used. Fig. 5 shows waveforms observed during the "convert" state when a capacitor of nominal value 470 pF (its actual value measured by the commercial four-terminalpair bridge 1 was 463 pF) was subjected to grounded-capacitor measurement using the reference capacitor of 1039 pF. One horizontal division corresponds to one conversion cycle of five phases. A number of capacitors were measured by both the floating and grounded methods. Table III lists the measured results together with those obtained by the abovementioned commercial bridge. The discrepancies between them are mostly within 1 percent. Errors which were caused by clock feedthrough will be greatly reduced by accommodating the clock feedthrough cancellation scheme in its integrated realization.
IHP Model 4275A multifrequency LCR meter.
commodating the clock feedthrough cancellation scheme and making C 1 as large as practical [9] . The conversion accuracy limited by Qf is then estimated to be 14 bits.
Summarizing the above discussion, we can conclude that the accuracy of the present capacitance meter is limited by the finite open-loop gains of op amps or the feedthrough charge and a 12-bit quantization accuracy can be obtained by fabricating it in an MOS IC form. 
(10)
Thus we can obtain the accuracy condition
The charge ratio C 1 VrlQf as high as 5 X 10 4 can be realized with presently available MOS technologies by ac- 
where V'(O) = V~, and a prime denotes the erroneous quantity.
Using (5) and (6), one can estimate separately the contribution of each error source; the capacitance meter measures the residual capacitance C res when C, is disconnected. Therefore the contribution of C res can be eliminated by subtracting it from the measured capacitance Cx. The finite gain A reduces the gain of the ampli--fier in the "sample" state. This reduction in gain is equivalent to scaling the reference voltage V r by (AI(l + A))2, as indicated in (5) . The scaled reference voltage is also included in the second term in the right-hand side of (6) . Thus the gain reduction in the "sample" state is canceled by the scaled reference voltage in the cyclic AID conversion.
Executing the algorithm given by (6) n times, the cyclic AID converter produces, to a first order, the error voltage 
V. CONCLUSIONS
A digital capacitance meter using switched-capacitor circuitry has been described. It features high accuracy made possible by its offset-tolerant and parasitic-insensitive circuit configuration. Error analysis has shown that 12-bit accuracy can be expected by fabricating the meter in an IC form using present MOS technologies. The chip area required for the fabrication is very small because of the small device count involved. Therefore it would be useful as an on-chip meter to characterize integrated MOS 559 capacitors and also for built-in interfacing of intelligent capacitive transducers.
